Uploaded image for project: 'Embedded Software & Tools'
  1. Embedded Software & Tools
  2. EXT_EP-10522

Partial failure observed for IPC test when MCU1_0 is enabled due to secure mode boot

XMLWordPrintable

    • Icon: Bug Bug
    • Resolution: Fixed
    • Icon: High High
    • Processor SDK - Jacinto
    • ADASVISION-4198
    • SDK_J7_07_00_00
    • PROCESSOR_SDK_08.06.00
    • Hide
      j721e-evm
      j721s2-evm
      j784s4-evm
      Show
      j721e-evm j721s2-evm j784s4-evm
    • Hide
      IPC communication between A72 and MCU1-0 using the shared DDR region can be enabled by disabling cache from A72. For Linux, this can be done by adding the no-map property to the vision_apps_shared_region node. This will reduce the performance on A72 but allow this operation to occur.
      Show
      IPC communication between A72 and MCU1-0 using the shared DDR region can be enabled by disabling cache from A72. For Linux, this can be done by adding the no-map property to the vision_apps_shared_region node. This will reduce the performance on A72 but allow this operation to occur.

      51.823387 s: REMOTE_SERVICE_TEST: Running test @ 0xae000000 of 1024 bytes size for CPU mcu1_0 !!!
      51.823481 s: REMOTE_SERVICE_TEST: Test failed @ iteration 0 !!!

      This test writes a pattern to shared memory and then mcu1-0 updates it by doing a +1 and A72 checks if value is +1.
      The “failed” indicates A72 did not see the updated value.

      Core booted and IPC of messages worked, but shared memory access had data mismatch basically.
      So its sort of partial fail of test case.

            syncuser TI User
            syncuser TI User
            Votes:
            1 Vote for this issue
            Watchers:
            3 Start watching this issue

              Created:
              Updated:
              Resolved: