Loading...

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

XML

Word

Printable

Type: Bug
Resolution: Fixed
Priority: Medium

Product:
Code Generation Tools
Internal ID:
CODEGEN-1000
OldID:
SDSCM00051238
Found In Release:
ARM_5.2.0B1
Fix In Release:
ARM_5.2.2
Workaround:
None

The Cortex-R4 silicon defect for VMRSEQ APSR_nzcv, FPSCR is incorrectly warned about if the destination is an ARM register

Assignee:: TI User
Reporter:: TI User
Votes:: 0 Vote for this issue
Watchers:: 0 Start watching this issue

Created:: 16/May/16 7:51 PM
Updated:: 19/Feb/20 11:33 PM
Resolved:: 16/May/16 7:51 PM

Connection: Intermediate to External PROD System

EXTSYNC-407 - The Cortex-R4 silicon defect for VM...
SYNCHRONIZED

Last Sync Date:

19/Feb/20 23:26 PM

Details

Description

Attachments

Activity

People

Dates

Sync Status