Loading...

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

XML

Word

Printable

Type: Bug
Resolution: Unresolved
Priority: Medium

Product:
Code Generation Tools
Internal ID:
CODEGEN-962
OldID:
SDSCM00051065
Found In Release:

Hide
ARM_15.12.0.LTS
ARM_18.1.0.LTS
ARM_16.9.0.LTS
ARM_18.12.0.LTS
ARM_20.2.0.LTS

Show
ARM_15.12.0.LTS ARM_18.1.0.LTS ARM_16.9.0.LTS ARM_18.12.0.LTS ARM_20.2.0.LTS
Workaround:

Hide
Use ADD SP, SP, #<imm> instead

Show
Use ADD SP, SP, #<imm> instead

Should accept 2-operand SUB SP in Thumb1/UAL mode

Assignee:: TI User

Reporter:: TI User

Votes:: 0 Vote for this issue

Watchers:: 0 Start watching this issue

Created:: 29/Oct/14 8:22 PM

Updated:: 21/Jan/21 2:55 PM

Details

Description

Attachments

Activity

People

Dates