MMCSD: PHY DLL frequency is setting incorrectly for any clock < 200MHz

XMLWordPrintable

    • Type: Bug
    • Resolution: Unresolved
    • Priority: Medium
    • Linux Core SDK
    • LCPD-45700
    • 11.02
    • 12.00
    • Hide
      am62pxx_sk-fs
      am64xx-hsevm
      Show
      am62pxx_sk-fs am64xx-hsevm

      In host controller driver, when configuring the DLL, DLL FRQSEL is configured incorrectly for any clock < 200MHz. Fixup sdhci_am654_settup_dll to account for any frequency besides 200MHz in PHY CTRL 5 Reg.

            Assignee:
            TI User
            Reporter:
            TI User
            Votes:
            0 Vote for this issue
            Watchers:
            2 Start watching this issue

              Created:
              Updated:

                Connection: Intermediate to External PROD System
                EXTSYNC-6343 - MMCSD: PHY DLL frequency is setting...
                SYNCHRONIZED
                • Last Sync Date: