Error Code For Error Packets Not Being Passed to Host CPU in CPSW9G/CPSW5G

XMLWordPrintable

    • Type: Bug
    • Resolution: Unresolved
    • Priority: Low
    • Ethernet Switch Firmware
    • ETHFW-2885
    • ETHFW_10_00_00
    • ETHFW_11_02_00
    • Hide
      j721e-evm
      j7200-evm
      j784s4-evm
      Show
      j721e-evm j7200-evm j784s4-evm
    • No workaround presently.

      After enabling CPSW Mac Ports to forward Error packets to the host(by updating the MAC Control Registers), the error packets are received by the host CPU and software along with Error status code, but error status code is incorrect/not populated. Host CPU will thus not be able to inspect error packets for debugging purposes. The above error encoding can be seen on the TXST_PKT_ERR[3:0] output as can be seen in device specific TRMs.

            Assignee:
            TI User
            Reporter:
            TI User
            Votes:
            0 Vote for this issue
            Watchers:
            2 Start watching this issue

              Created:
              Updated:

                Connection: Intermediate to External PROD System
                EXTSYNC-5897 - Error Code For Error Packets Not Be...
                SYNCHRONIZED
                • Last Sync Date: