RGMII 5/50/250MHz clock rate is affected when setting MAIN PLL3 HSDIV4 for a clock frequency of 156.25MHz required for USXGMII and XAUI functions of SERDES.

Above prevents USXGMII (or XAUI) to work along with RGMII which is required by Enet LLD lwIP example.