Uploaded image for project: 'Embedded Software & Tools'
  1. Embedded Software & Tools
  2. EXT_EP-11334

MCAL CSL_armR5CacheWb API has usage of DMB and DSB for cache operations

XMLWordPrintable

    • Icon: Bug Bug
    • Resolution: Fixed
    • Icon: Medium Medium
    • MCAL
    • MCAL-12893
    • PROCESSOR-CORESDK_08.05.00
    • Hide
      MCUSW_J7_10.01.00
      MCAL_SitaraMPU_10.01.00
      Show
      MCUSW_J7_10.01.00 MCAL_SitaraMPU_10.01.00
    • Hide
      am62a-evm
      j721e-evm
      j721s2-evm
      j784s4-evm
      Show
      am62a-evm j721e-evm j721s2-evm j784s4-evm

      MCAL CSL_armR5CacheWb API internally runs a loop to writeback/invalidate cache. But for each loop, the implementation calls DMB/DSB instructions on every time. This should not be called every time, as it affects R5F performance.. 

            syncuser TI User
            syncuser TI User
            Votes:
            0 Vote for this issue
            Watchers:
            2 Start watching this issue

              Created:
              Updated:
              Resolved: