RX TIMEOUT interrupt could be signaled post draining of UART FIFO. This could potentially result in error interrupt and empty FIFO. This could result in interrupt storm.