Loading...

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

XML

Word

Printable

Type: Bug
Resolution: Unresolved
Priority: Medium

Product:
PDK
Internal ID:
PDK-8300
Found In Release:
PROCESSOR_SDK_07.01.00
Fix In Release:
PROCESSOR_SDK_10.01.00
Affected Platform/Device:
j721e-evm
Workaround:
Use a different UDMA MCU NAVSS Channel (other than Channel 5). In the defaultBoardCfg Channel no. 5 is not used. The issue will be seen only when the boardcfg is updated to use channel 5.

When booting the application using the SBL bootloader and using UDMA MCU NAVSS Channel Num 5:

The UDMA transfer happens,
But TR Response doesn't get updated,
CQ Ring OCC remains 0
And nothing is returned back to Completion Queue Ring Mem.

Assignee:: TI User

Reporter:: TI User

Votes:: 0 Vote for this issue

Watchers:: 2 Start watching this issue

Created:: 17/Nov/20 12:59 AM

Updated:: 18/Apr/24 4:00 AM