Loading...

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

XML

Word

Printable

Type: Bug
Resolution: Fixed
Priority: Medium

Internal ID:
SITSW-8125
Found In Release:
11.00.00
Fix In Release:
11.02.00
Affected Platform/Device:

Hide
am62xx-sk
am62xx-sk-lp
am62x-sip-sk
am62a-sk
am62p-sk
am62d-evm

Show
am62xx-sk am62xx-sk-lp am62x-sip-sk am62a-sk am62p-sk am62d-evm

DDR_ResetDDR_PLL function is added as workaround to avoid DDR config corruption after warm reset. The fix has been now implemented in the Sciclient Direct library, so this workaround is obsolete.

Related E2E: https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1556854/am620-q1-ddr-configuration-using-ti-sysconfig-tool

Fix: Remove the DDR_ResetDDR_PLL fix in the DDR driver.

Assignee:: TI User
Reporter:: TI User
Votes:: 0 Vote for this issue
Watchers:: 2 Start watching this issue

Created:: 11/Dec/25 5:17 AM
Updated:: 14/Dec/25 9:52 PM
Resolved:: 14/Dec/25 9:52 PM

Connection: Intermediate to External PROD System

EXTSYNC-6257 - LPDDR: DDR PLL reset code issue
SYNCHRONIZED

Last Sync Date:

14/Dec/25 21:52 PM