[EXT_EP-10738] CLA: Loads of 16bit signed, negative integers to MRn registers will incorrectly zero-extend by 16 bits rather than sign-extend Created: 31/Jan/22  Updated: 08/Jun/22  Resolved: 02/Jun/22

Status: Fixed
Project: Embedded Software & Tools
Component/s: None
Affects Version/s: None
Fix Version/s: None

Type: Bug Priority: High
Reporter: TI User Assignee: TI User
Resolution: Fixed Votes: 0
Remaining Estimate: Not Specified
Time Spent: Not Specified
Original Estimate: Not Specified

Product: Code Generation Tools
Internal ID: CODEGEN-9631
Forum URL: https://e2e.ti.com/support/microcontrollers/c2000-microcontrollers-group/c2000/f/c2000-microcontrollers-forum/1070738/tms320f280039c-shift-operations-not-match-divisions-in-cla-task
Found In Release: C2000_16.9.0.LTS
C2000_18.1.0.LTS
C2000_15.12.0.LTS
C2000_6.4.0
C2000_21.6.0.LTS
C2000_22.6.0.B1
C2000_18.12.0.LTS
C2000_20.2.0.LTS
Fix In Release: C2000_20.2.7.LTS*
C2000_21.6.1.LTS*
C2000_22.6.0.LTS
Affected Platform/Device: default
Workaround: This bug only impacts 16bit signed short variables for negative values. To avoid, instead use a 32bit signed integer type.

 Description   

For CLA, loads of 16bit signed, negative integers to MRn registers will incorrectly zero-extend by 16 bits rather than sign-extend.


Generated at Tue Apr 08 13:59:48 CDT 2025 using Jira 9.12.17#9120017-sha1:aba4002bcd633f188b6a4bb5dd8a0e1f20b79ee4.