[EXT_EP-10091] SPI MOSI line may periodically tri-state between transmissions at higher temperatures Created: 04/Nov/20 Updated: 18/Mar/21 Resolved: 18/Mar/21 |
|
| Status: | Fixed |
| Project: | Embedded Software & Tools |
| Component/s: | None |
| Affects Version/s: | None |
| Fix Version/s: | None |
| Type: | Bug | Priority: | High |
| Reporter: | TI User | Assignee: | TI User |
| Resolution: | Fixed | Votes: | 0 |
| Remaining Estimate: | Not Specified | ||
| Time Spent: | Not Specified | ||
| Original Estimate: | Not Specified | ||
| Product: | TI Device Drivers |
| Internal ID: | TIDRIVERS-4801 |
| Found In Release: | TIDRIVERS_5_20_00 TIDRIVERS_5_30_00 |
| Fix In Release: | TIDRIVERS_5_50_01 |
| Affected Platform/Device: | CC13x2 CC26x2 |
| Workaround: | Set the MOSI pin to PIN_PULLDOWN in the initIO() function in SPICC26X2DMA.c.
|
| Description |
|
At high temperatures, the SPI MOSI pin may become tri-stated (floating) during the last bit in a transfer. This effect becomes more evident at high clock rates and temperatures. |